

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2009-05-19

SCHEMATIC, "ANGEL ISLAND", MLB

Rev.A 02/23/10

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	K20_MLB	04/01/2008
2	2	Revision History	K20A_MLB	03/26/2009
3	3	Revision History	K20A_MLB	03/26/2009
4	4	Revision History	K20A_MLB	03/26/2009
5	5	BOM Configuration	K17_WFERRY	06/09/2009
6	7	Functional / ICT Test	K17_REF	06/17/2009
7	8	Power Aliases	(MASTER)	(MASTER)
8	9	Signal Aliases	K17_REF	06/17/2009
9	10	CPU DMI/PEG/FDI/RSVD	K17_WFERRY	06/09/2009
10	11	CPU Clock/Misc/JTAG	K18_MLB	10/14/2009
11	12	CPU DDR3 Interfaces	K17_REF	04/29/2009
12	13	CPU Power (1 of 2)	K17_WFERRY	06/09/2009
13	14	CPU Power (2 of 2)	K17_WFERRY	06/09/2009
14	15	CPU Grounds	K17_REF	04/29/2009
15	16	CPU Non-GFX Decoupling (1 of 2)	K17_WFERRY	06/09/2009
16	17	CPU Non-GFX Decoupling (2 of 2)	K17_REF	06/24/2009
17	18	PCH SATA/PCIE/CLK/LPC/SPI	K17_REF	08/24/2009
18	19	PCH DMI/FDI/Graphics	K17_WFERRY	06/09/2009
19	20	PCH PCI/FlashCache/USB	K18_MLB	10/07/2009
20	21	PCH MISC	K18_MLB	11/13/2009
21	22	PCH Power	K18_MLB	10/02/2009
22	23	PCH Grounds	T22_MLB	03/26/2009
23	24	PCH Non-GFX Decoupling	K17_WFERRY	06/09/2009
24	25	CPU/PCH GFX Decoupling	K17_WFERRY	06/09/2009
25	26	eXtended Debug Port (XDP)	K18_MLB	06/22/2009
26	27	Clock (CK505)	K17_REF	05/19/2009
27	28	Chipset Support	K17_REF	06/17/2009
28	29	DDR3 SO-DIMM Connector A	K17_REF	05/13/2009
29	30	DDR3 Byte/Bit Swaps	K18_MLB	06/19/2009
30	31	DDR3 SO-DIMM Connector B	K17_WFERRY	06/09/2009
31	32	CPU Memory S3 Support	K18_MLB	10/14/2009
32	33	FSB/DDR3/FRAMBUF Vref Margining	K17_WFERRY	06/09/2009
33	34	X16/ALS/CAMERA CONNECTOR	K18_MLB	06/19/2009
34	35	ExpressCard Connector	K17_WFERRY	06/09/2009
35	36	USB HUB 1	K18_MLB	10/07/2009
36	37	USB HUB 2	K18_MLB	10/09/2009
37	39	Ethernet PHY (Caesar II/IV)	K18_MLB	10/28/2009
38	40	Ethernet Connector	K17_WFERRY	06/09/2009
39	41	FireWire LLC/PHY (FW643)	K20A_MLB	03/26/2009
40	42	FireWire Port Power	K20A_MLB	03/26/2009
41	43	FireWire Ports	K18_MLB	07/08/2009
42	45	SATA Connectors	K20A_MLB	03/26/2009
43	46	External USB Connectors	K17_WFERRY	06/09/2009
44	47	PROJECT SPECIFIC CONNS	K20A_MLB	03/26/2009
45	48	Front Flex Support	K20A_MLB	03/26/2009

Page	(.csa)	Contents	Sync	Date
46	49	SMC	K17_WFERRY	06/09/2009
47	50	SMC Support	K17_REF	06/17/2009
48	51	LPC+SPI Debug Connector	T22_MLB	03/30/2009
49	52	K17 SMBus Connections	K17_WFERRY	05/20/2009
50	53	Current & Voltage Sensing	K17_REF	06/17/2009
51	54	Current Sensing	K17_CHENGD	06/04/2009
52	55	Thermal Sensors	K17_CHENGD	07/08/2009
53	56	Fan Connectors	K20A_MLB	03/26/2009
54	57	WELLSPRING 1	K17_WFERRY	06/09/2009
55	58	WELLSPRING 2	K17_WFERRY	06/09/2009
56	59	Sudden Motion Sensor (SMS)	K20A_MLB	03/26/2009
57	60	DEBUG SENSORS AND ADC	K17_CHENGD	07/08/2009
58	61	SPI ROM	K17_WFERRY	06/09/2009
59	62	AUDIO:CODEC	K17_REF	05/30/2009
60	63	AUDIO: LINE IN	K17_REF	05/30/2009
61	65	AUDIO: HEADPHONE OUT	K17_REF	05/30/2009
62	66	AUDIO:SPEAKER AMP	K17_REF	05/30/2009
63	67	AUDIO: JACKS	K17_LENGO	11/24/2009
64	68	AUDIO: JACK TRANSLATORS	K17_REF	05/30/2009
65	69	DC-In & Battery Connectors	K17_REF	04/29/2009
66	70	PBUS Supply & Battery Charger	K17_REF	04/29/2009
67	72	5V / 3.3V Power Supply	K20A_MLB	03/26/2009
68	73	1.5V DDR3 Supply	K17_REF	06/24/2009
69	74	CPU IMVP VCore Regulator	K18_POWER	06/29/2009
70	75	GFX IMVP VCore Regulator	T22_MLB	03/26/2009
71	76	CPUVTT (1.05V) Power Supply	T22_MLB	03/26/2009
72	77	Misc Power Supplies	K17_WFERRY	06/09/2009
73	78	Power FETs	K17_WFERRY	06/09/2009
74	79	Power Control	K17_WFERRY	06/09/2009
75	80	NV GT216 PCI-E	K18_MLB	06/29/2009
76	81	NV GT216 CORE/FB POWER	GT216	03/26/2009
77	82	NV GT216 FRAME BUFFER I/F	K18_MLB	06/29/2009
78	84	GDDR3 Frame Buffer A (Top)	GT216	03/26/2009
79	85	GDDR3 Frame Buffer B (Top)	GT216	06/29/2009
80	86	NV GT216 GPIO/MIO/MISC	K18_MLB	07/01/2009
81	87	GT216 GPIOs & STRAPS	K18_MLB	06/29/2009
82	88	NV GT216 VIDEO INTERFACES	K18_MLB	06/29/2009
83	89	GPU (GT216) CORE SUPPLY	K17_WFERRY	06/09/2009
84	90	LVDS Display Connector	K20A_MLB	03/26/2009
85	93	Muxed Graphics Support	K17_REF	06/17/2009
86	94	DisplayPort Connector	K20A_MLB	03/26/2009
87	95	1.05V GPU / 1V8 FB Power Supply	K17_REF	06/17/2009
88	96	Graphics MUX (GMUX)	K17_REF	06/24/2009
89	97	LCD Backlight Driver (MC34845)	K17_VEMURI	12/16/2009
90	98	LCD Backlight Support	K20A_MLB	03/26/2009


Page	(.csa)	Contents	Sync	Date
91	100	CPU Constraints	K17_WFERRY	06/09/2009
92	101	Memory Constraints	K17_WFERRY	06/09/2009
93	102	PCH Constraints 1	K17_WFERRY	06/09/2009
94	103	PCH Constraints 2	K17_REF	06/17/2009
95	104	Ethernet Constraints	K17_WFERRY	06/09/2009
96	105	FireWire Constraints	K17_WFERRY	06/09/2009
97	106	SMC Constraints	K17_WFERRY	06/09/2009
98	107	GPU (GT216) CONSTRAINTS	K17_WFERRY	06/09/2009
99	108	Project Specific Constraints	K17_REF	06/17/2009
100	109	PCB Rule Definitions	K17_WFERRY	06/09/2009
101	121	Ibex Peak-M Power Aliases	K17_REF	06/17/2009
102	122	Current Sensing	K17_REF	06/17/2009
103	132	T57 Card Connector	K17_WFERRY	05/20/2009

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8503	1	SCHM, ANGEL_ISLAND, MLB, K17	SCH	CRITICAL	
820-2849	1	PCBF, ANGEL_ISLAND, MLB, K17	PCB	CRITICAL	

DRAWING TITLE=MLB
 ABBREV=DRAWING
 LAST_MODIFIED=Thu Feb 23 21:52:40 2010


DRAWING TITLE		DRAWING NUMBER	SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K20A MLB SYNC DATE=03/26/2009

Revision History		DRAWING NUMBER	SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 132
		SHEET	2 OF 103

POWER SYSTEM ARCHITECTURE



SYNC MASTER=K20A MLB SYNC DATE=03/26/2009

Revision History		DRAWING NUMBER	SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
		3 OF 132	3 OF 103

8

7

6

5

4

3

2

1

(For changes prior to Rev. A, refer to earlier schematics)

Rev. A:

02/23/10
MLB_TI_IMVP65
csa. 5 Added K17_PVT BOM group
csa. 74 Updated Symbol for U7400; new VPN is TPSS1983
csa. 121 Changed ARB_ONLY sense Rs to XWs

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C


C

B

B

A

A

SYNC_MASTER=K20A_MLB		SYNC_DATE=03/26/2009	
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 103

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0973	PCBA, 2.53GHZ, 512SAM_VRAM, K17	K17_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, EEEE_DCMV, K17_PVT
639-0971	PCBA, 2.53GHZ, 512HYN_VRAM, K17	K17_COMMON, CPU_2_53GHZ, FB_512_HYNIX, EEEE_DCMR, K17_PVT
639-0972	PCBA, 2.66GHZ, 512SAM_VRAM, K17	K17_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, EEEE_DCMT, K17_PVT
639-0970	PCBA, 2.66GHZ, 512HYN_VRAM, K17	K17_COMMON, CPU_2_66GHZ, FB_512_HYNIX, EEEE_DCMQ, K17_PVT
085-1425	K17 MLB DEVELOPMENT	K17_DEVEL_ENG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC
152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
516S0806	516S0805		ALL	FOXCONN ALT TO MOLEX
138S0612	138S0602		ALL	Taiyo Yuden alt to Samsung
353S2805	353S2603		ALL	Fairchild 8 in alt to 6 in wafers
127S0111	127S0060		ALL	Robt alt to Kemet
128S0299	128S0218		ALL	SEC/TOKIN alt to Sanyo
337S3808	337S3839		ALL	GT24 A02 alt to A03 part
376S0887	376S0749		ALL	Fairchild alt to Vishay

K17 BOM GROUPS

BOM GROUP	BOM OPTIONS
K17_COMMON	ALTERNATE, COMMON, K17_COMMON1, K17_COMMON2, K17_PROGPARTS
K17_COMMON1	BCM5764M, DCI, GMUX_VSYNC, CPUPOC_IMAX_40_50, PCH_NAND_3V3, CPUMEM_S0, EXT_HP_AMP, VFRQ_SLPS3, SMC_DEBUG_YES, DPMUX_EN_PLD, FB1V35, USBHUB_2061
K17_COMMON2	GPUVID_OP90V, BKLT_PWR_FBUS, DP_ESD, DP_CA_DET_EG_PLD, SMC_EXCARD_NOT, GPU_SS_INT, RDRV_8515_A2, GMUXPLL_3V3, HUB1_2NONREM, HUB2_2NONREM, RAIL_MON
K17_DEVEL_ENG	ARB_ONLY, CALPELLA_XDP, DEBUG_ADC, LPCPLUS, VREFMRGN, GMUX_JTAG_CONN, EFI_DEBUG, BMON_ENG, SMC_OSC_YES
K17_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG
K17_PVT	BMON_PROD, VREFMRGN_NOT, XDP, XDP_NORMAL, XDP_CPU_BPM


BOM GROUP	BOM OPTIONS
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX
CALPELLA_XDP	XDP, XDP_CONN, XDP_CPU_BPM, XDP_NORMAL, XDP_PCH

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_DCMQ]	CRITICAL	EEEE_DCMQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_DCMR]	CRITICAL	EEEE_DCMR
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_DCMT]	CRITICAL	EEEE_DCMT
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_DCMV]	CRITICAL	EEEE_DCMV

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3847	1	ARD, SLBPF, PRQ, 2.53, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3848	1	ARD, SLBPF, PRQ, 2.66, 35W, C2, 4M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3846	1	ARD, SLBNA, PRQ, 2.40, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3849	1	IBEX (HM55), SLGZS, PRQ, B3	U1800	CRITICAL	
337S3839	1	IC, GPU, NV GT216 LP++, 969BGA, 40NM, A03	U8000	CRITICAL	
343S0493	1	IC, ASIC, BCM5764M, ENET CONTROLLER, 8x8, 64 QFN	U3900	CRITICAL	BCM5764M
338S0753	1	IC, FW643-K, 13948 PHY/OHCI LINK/PCI-E, 12	U4100	CRITICAL	
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341T0229	1	IC, SMC, K17	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341T0244	1	IC, EFI ROM, K17	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR, ENCORE II, CY7C63833-LFXC	U4800	CRITICAL	
341S2616	1	IC, TP PSOC, K17, K18	U5701	CRITICAL	TPAD_PROG
336S0025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_5K_BLANK
341S2568	1	IC, CPLD, LATTICE, 132CSBGA, K17MLB	U9600	CRITICAL	GMUX_PROG
333S0533	4	IC, SDRAM, GDDR3, 32MX32, 1.0V, D-DIE, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0535	4	IC, SDRAM, GDDR3, 32MX32, 900MHZ, TIVA, HF	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX
341S2731	1	IC, 1MBIT, SPI FLASH K17/K18	U3990	CRITICAL	
516S0805	1	CONN, 204P, SOD114, SOCKET, DCR3, RAM, NON/SC	J3100	CRITICAL	
197S0350	1	OSC, XTAL, 32.768KHZ, 9-3.6V, 12P SOIC, HF	U5010	CRITICAL	SMC_OSC_YES

SYNC MASTER=K17_WFERRY		SYNC DATE=06/09/2009	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	5 OF 132
		SHEET	5 OF 103

Functional Test Points











USB PORTS

J5713 (KEY BOARD CONN)





FUNC_TEST

ICT Test Points

NC NO TESTS



POWER RAILS







J6900 (DC POWER CONN)

J6950 (MAIN BATT CONN)

NC NO TESTS

NC NO TESTS



Functional / ICT Test

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


SYNC MASTER=K17 REF SYNC DATE=06/17/2009

DRAWING NUMBER: D

REVISION:


PAGE: 7 OF 132

SHEET: 6 OF 103





SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
Power Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	8 OF 132
		SHEET	7 OF 103



Thermal Module Holes




Frame Holes




Bosses for Flex Protector Bracket




GMUX ALIASES




CPU signals




GPU signals




** PEG LANES REVERSED. ARD STRAP REQ'D. **




USB Hub Aliases




Rev. A NCs




Per WP: R0914 can't be stuffed, it will break CPU IMON Calculation. It will be removed from the design after P001.




AUDIO ALIASES



Digital Ground



PAGE TITLE		SYNC DATE=06/17/2009	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	9 OF 132
		SHEET	8 OF 103



Embedded DisplayPort (eDP) pins (Auburndale only):
eDP_AUX#


NOTE: HPD must be inverted and level-shifted for Auburndale (1.05V).
eDP_HPDP#
eDP_AUX

eDP_TX#<3>
eDP_TX#<2>
eDP_TX#<1>
eDP_TX#<0>


CFG0: PCIe Configuration Select 1 = Single PEG 0 = Bifurcation Enabled
CFG3: PCIe Lane Reversal 1 = Normal Operation 0 = Lanes Reversed
CFG4: Display Port Presence 1 = eDP Disabled 0 = Embedded Display Port Enabled

WF: RSVD nets with arrows have offpage marks on CRB schematic.
WF: RSVD nets with red wires have 0-ohm resistors to GND in CRB schematic.

SYNC MASTER=K17_WFERRY		SYNC DATE=06/09/2009	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	10 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	9 OF 103
IV ALL RIGHTS RESERVED			



SYNC MASTER=K18 MLB		SYNC DATE=10/14/2009	
CPU Clock/Misc/JTAG			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	11 OF 132
		SHEET	10 OF 103




SYNC MASTER=K17 REF SYNC DATE=04/29/2009

CPU DDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 12 OF 132
 SHEET: 11 OF 103




NOTE: VCAP0 is sourced by CPU
Do not connect to power supply,
but provide bypass caps on PCB.


NOTE: VCAP1 is sourced by CPU
Do not connect to power supply,
but provide bypass caps on PCB.

Arrandale: 1.05V
Clarksfield: 1.1V
(Controlled by VTT_SELECT pin)

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
CPU Power (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		13 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		12 OF 103	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
CPU Power (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 103	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K17_REF		SYNC DATE=04/29/2009	
CPU Grounds			
		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	15 OF 132
		SHEET	14 OF 103

CPU VCore HF and Bulk Decoupling

3x 470uF 4.5mOhm, 1x 330uF, 15x 22uF 0603, 25x 1uF 0402


PLACEMENT_NOTE (C1600-C1624):

Place on bottom side of U1000..




PLACEMENT_NOTE (C1625-C1634):

Place near U1000 on bottom side.



PLACEMENT_NOTE (C1635-C1648):

Place near inductors on bottom side.




VTT (CPU Uncore) DECOUPLING

3x 330uF 6 mOhm, 4x 22uF 0805, 7x 10uF 0603, 24x 1uF 0402


PLACEMENT_NOTE (C1653-C1656):

Place on bottom side of U1000..





PLACEMENT_NOTE (C1657-C1663):

Place on bottom side of U1000..




PLACEMENT_NOTE (C1664-C1687):

Place on bottom side of U1000..



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = Reserved (111)
 VID[5:3] = GPU Gain Setting (See below)
 VID[6] = Reserved (0)
 DPRSLPVR = 1 - IMVP-6.5 compliant controller
 PSI# = Reserved (0)

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_20	20A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_20_30	30A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_30_40	40A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_40_50	50A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_50_60	60A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_60_70	70A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_70_90	90A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.

VTT0_DDR DECOUPLING

3x 1uF 0402

PLACEMENT_NOTE (C1695-C1697):

Place on bottom side of U1000..



PPIV1R1V05_S0_CPU_VTT0_DDR
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.1V

SYNC MASTER=K17_WFERRY SYNC DATE=06/09/2009

CPU Non-GFX Decoupling (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 16 OF 132
 SHEET: 15 OF 103

VCAP0 (CPU BSC Package) DECOUPLING

12x 1uF 0402

PLACEMENT_NOTE (C1700-C1711):

Place on bottom side of U1000.




VCAP1 (CPU BSC Package) DECOUPLING

12x 1uF 0402


PLACEMENT_NOTE (C1712-C1723):

Place on bottom side of U1000.




Memory (CPU VCCDDR) DECOUPLING


5x 1uF 0402



NOTE: 19x 1uF 0402 caps per Apple SI for CMD and CNTRL lines.




NOTE: 3x 330uF 6 mOhm caps to be shared between CPU and SO-DIMMs. 2x330uF on CSA73. DG recommends 2x 22uF at SO_DIMM not provided. Decoupling caps at SO-DIMMs on CSA 29 and CSA 31.




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603




DDR Clock (CPU VDDQ_CK) DECOUPLING

1x 1uF 0402



SYNC MASTER=K17_REF		SYNC DATE=06/24/2009	
CPU Non-GFX Decoupling (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		17 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		16 OF 103	



SYNC MASTER=K17 REF SYNC DATE=08/24/2009

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: D

REVISION:


BRANCH:


PAGE: 18 OF 132

SHEET: 17 OF 103




SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PCH DMI/FDI/Graphics			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	19 OF 132
		SHEET	18 OF 103





SYNC MASTER=K18 MLB		SYNC DATE=11/13/2009	
PCH MISC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	21 OF 132
		SHEET	20 OF 103




SYNC MASTER=K18 MLB SYNC DATE=10/02/2009

PCH Power


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 22 OF 132
SHEET: 21 OF 103



SYNC MASTER=T22_MLB		SYNC DATE=03/26/2009	
PAGE TITLE: PCH Grounds			
DRAWING NUMBER: D		SIZE: D	
REVISION:		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 23 OF 132		SHEET: 22 OF 103	



Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PCH Non-GFX Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	24 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	23 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


GFX (CPU VCCAXG) DECOUPLING

3x 330uF 6 mOhm (2 stuffed), 3x 22uF 0603, 16x 1uF 0402

70 50 13 7 PPVCORE_S0_GFX


PLACEMENT_NOTE (C2500-C2506):

Place on bottom side of U1000.



PLACEMENT_NOTE (C2524-C2539):

Place on bottom side of U1000.




VCAP2 (CPU BSC Package) DECOUPLING

5x 1uF 0402


13 7 PPVCORE_S0_CPU_VCAP2

PLACEMENT_NOTE (C2510-C2514):

Place on bottom side of U1000.



Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form F actor Schematic Check List Rev 1.1 (doc #395914) table 3.26.




Design recommendations from Calpella Design Guide Rev 1.5 (doc #398905) Section 3.25.3 tables 161 and 162.


Current numbers from Ibex Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.

PAGE TITLE		SYNC DATE=06/09/2009	
CPU/PCH GFX Decoupling		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		25 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		24 OF 103	
IV ALL RIGHTS RESERVED			

Calpella Processor mini XDP



Calpella PCH mini XDP




SYNC MASTER=K18 MLB		SYNC DATE=06/22/2009	
eXtended Debug Port (XDP)			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	26 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	25 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



NOTE: REF/FS pin is input until first CK_PWRGD rising edge.
FS=0 => 133MHz BCLKs, FS=1 => 100MHz BCLKs
All other output frequencies are fixed.

- PCH REFCLK 14.31818MHz
- Unused 48MHz
- PCH BCLK 133MHz
- Unused BCLK 133MHz
- PCH DMI/PCIE 100MHz
- PCH SATA 100MHz
- GPU 27MHz Clocks (Single-Ended)
- PCH USB Clock 96MHz

SYNC MASTER=K17 REF		SYNC DATE=05/19/2009	
Clock (CK505)			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	27 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5


4

3


2

1


PCH RTC Crystal




PCH 25MHz Crystal




Caesar II (ENET) 25MHz Crystal




Ethernet WAKE# Isolation



PCH S0 PWRGD




PCH Reset Button





Platform Reset Connections

Unbuffered



Buffered



PAGE TITLE		SYNC DATE=06/17/2009	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 132
		SHEET	27 OF 103


Page Notes

Power aliases required by this page:
 - PP1V5_S0_MEM_A
 - PP1V5_S3_MEM_A
 - PP0V75_S0_MEM_VTT_A
 - PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_SODIMMA_SCL
 - I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)


DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Factory" (top) slot

SYNC MASTER=K17 REF		SYNC DATE=05/13/2009	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
29 OF 132		28 OF 103	



SYNC MASTER=K18 MLB		SYNC DATE=06/19/2009	
PAGE TITLE			
DDR3 Byte/Bit Swaps			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	30 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	29 OF 103
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMM_SCL
 - =I2C_SODIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNC MASTER=K17.WFERRY		SYNC DATE=06/09/2009	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	1	1	X	1	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18 MLB SYNC DATE=10/14/2009


CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: SIZE D
 REVISION:
 BRANCH:
 PAGE: 32 OF 132
 SHEET: 31 OF 103

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMGRN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMGRN_NOT

Page Notes

- Power aliases required by this page:
 - =PP3V3_S3_VREFMGRN
 - =PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA
- BOM options provided by this page:
 VREFMGRN - Stuffs VREF Margining Circuitry.
 VREFMGRN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K17 WFERRY SYNC DATE=06/09/2009

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 33 OF 132
 SHEET: 32 OF 103



3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (EDP)


AIRPORT

BLUETOOTH

ALS CAMERA


RC (R3453 AND C3453) VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

CRITICAL
J3402 518S0767
819Q-3506-K281
F-RT-SM




SYNC MASTER=K18 MLB		SYNC DATE=06/19/2009	
PAGE TITLE X16/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 34 OF 132	SHEET 33 OF 103

EXPRESSCARD/34 FLEX CONNECTOR



SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
ExpressCard Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	35 OF 132
		SHEET	34 OF 103

USB HUB-1



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are Non removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2 and 3 are non Removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	IC_ASSP_USB2.0_HUB_CNTRL_4_PRT_360PN	U3600,U3700	CRITICAL	USBHUB_2514
338S0824	2	IC_USB2514B_USB_2.0_HUB_CNTRL_4_PRT_360PN	U3600,U3700	CRITICAL	USBHUB_2514B
338S0721	2	IC_USX2061_USB_2.0_HUB_CNTRL_4_PRT_160PN	U3600,U3700	CRITICAL	USBHUB_2061

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1

SYNC MASTER=K18 MLB SYNC DATE=10/07/2009


USB HUB 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 36 OF 132
 SHEET: 35 OF 103

USB HUB-2



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM0_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM0_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM0_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM0_1, HUB2_NONREM0_1

SYNC MASTER=K18 MLB SYNC DATE=10/09/2009


USB HUB 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 III NOT TO REPRODUCE OR COPY IT
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 37 OF 132
 SHEET: 36 OF 103

BCM57765 SR pins are internal 1.2V switching regulator.
If unused: Okay to float all 4 pins. (Broadcom not so sure now)
If used: VDD/VDDP connect to =PP3V3_ENET_PHY (add bypassing), LX connects to inductor, VFB to =PP1V2_ENET_PHY



Must isolate from PCIe WAKE# if PHY is powered-down in S3/S5. Standard N-channel FET isolation suggested. If PHY is always powered then alias =ENET_WAKE_L to PCIe_WAKE_L.



PHY Non-Volatile Memory
ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on S0 plus internal pull-ups on other 3 SPI pins configures BCM57765 for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
NOTE: BCM5764M requires SI pull-down instead of S0.

BCM5764M Support
All parts below BOMOPTIONED BCM5764M

BCM5764M pin-function	Part	Value	Footprint	Notes
60-ENERGY_DET	BCM57765 CR LED	R3980	0 1 2	5% 1/16W MF-LF 402 ENET ENERGY_DET
13-WAKE*	BCM57765 SR VFB	R3981	0 1 2	5% 1/16W MF-LF 402 ENET_WAKE_L (See note)
53-VMAIN_PRSENT	BCM57765 CR DATA<5>	R3982	1K 1 2	5% 1/16W MF-LF 402 PP3V3_S0
59-SMB_CLK	BCM57765 CE L MS INS L	R3983	4.7K 1 2	5% 1/16W MF-LF 402 PP3V3_ENET
58-SMB_DATA	BCM57765 VMAIN_PRSENT	R3984	4.7K 1 2	5% 1/16W MF-LF 402
54-VAUX_PRSENT	BCM57765 CR DATA<6>	R3985	1K 1 2	5% 1/16W MF-LF 402
16-VDDIO	BCM57765 SR LX	R3986	0 1 2	5% 1/16W MF-LF 402
20-XTALVDDH	BCM57765 VDDO_PIN20	R3987	0 1 2	5% 1/16W MF-LF 402 PP3V3_ENET_PHY_XTALVDDH
55-VDDC	BCM57765 CR DATA<7>	R3988	0 1 2	5% 1/16W MF-LF 402
17-VDDC	BCM57765 XTALVDDH	R3989	0 1 2	5% 1/16W MF-LF 402
14-VDDC	BCM57765 SR VDD	R3990	0 1 2	5% 1/16W MF-LF 402
06-VDDC	BCM57765 SMB_CLK	R3999	0 1 2	5% 1/16W MF-LF 402



CR_BUS_PWR is not for SD Card power, just decoupling for BCM57765 CR I/Os.

SYNC MASTER=K18 MLB SYNC DATE=10/28/2009

Ethernet PHY (Caesar II/IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	39 OF 132
SHEET	37 OF 103

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 132
		SHEET	38 OF 103



SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
PAGE TITLE FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 41 OF 132	SHEET 39 OF 103

Page Notes


Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
 (NONE)



BOM options provided by this page:
 - FW_PORT_FAULT_PU

3.3V FW FET


I(max) = 1.7A (85C)





1.05V FW FET



FireWire Port Power Switch



Late-VG Protection



PAGE TITLE		SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
FireWire Port Power			DRAWING NUMBER	D	
Apple Inc.			REVISION		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	42 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	40 OF 103	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps

Configures PHY for:



- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)

41 40 39 7 PP3V3_FW_FWPHY




Termination


Place close to FireWire PHY



Cable Power




PORT 1 BILINGUAL




SYNC MASTER=K18_MLB		SYNC DATE=07/08/2009	
PAGE TITLE: FireWire Ports			
Apple Inc.		DRAWING NUMBER	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 43 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET: 41 OF 103	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD Port



SATA HDD Port



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV_8511
338S0778	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV_8515_A1
338S0848	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV_8515_A2

SYNC MASTER=K20A_MLB SYNC DATE=03/26/2009

SATA Connectors


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 45 OF 132
 SHEET: 42 OF 103

Port Power Switch


Left USB Port A



USB/SMC Debug Mux



Left USB Port B



SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 132
		SHEET	43 OF 103

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A


A

8 7 6 5 4 3 2 1


Port Power Switch

LEFT USB PORT C

ENABLE TIED LOW SO INPUT POWER SOURCE MUST BE S3!!!




SYNC_MASTER=K20A_MLB		SYNC_DATE=03/26/2009	
PROJECT SPECIFIC CONNS			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	47 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K20A MLB SYNC DATE=03/26/2009



PAGE TITLE		DRAWING NUMBER		SIZE
Front Flex Support				D
Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		48 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		45 OF 103
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

PAGE TITLE		SYNC DATE=06/09/2009	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	49 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	46 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Interall ISL60002-33

SMC Crystal Circuit




System (Sleep) LED Circuit




- NC SMC FAN 2 CTL == NC SMC FAN 2 CTL
- NC SMC FAN 2 TACH == NC SMC FAN 2 TACH
- NC SMC FAN 3 CTL == NC SMC FAN 3 CTL
- NC SMC FAN 3 TACH == NC SMC FAN 3 TACH
- NC ESTARLDO EN == NC ESTARLDO EN
- NC ALS GAIN == NC ALS GAIN
- TP SMC RSTGATE L == TP SMC RSTGATE L
- SMC BC ACOK == SMC BC ACOK
- SMC BMON MUX SEL == SMC BMON MUX SEL
- SMC BATT ULP L == SMC BATT ULP L
- SMC IG THROTTLE L == SMC IG THROTTLE L
- SMS INT L == SMS INT L
- SMC GFX VSENSE == SMC GFX VSENSE
- SMC CPU HI ISENSE == SMC CPU HI ISENSE
- SMC CPUVTT ISENSE == SMC CPUVTT ISENSE
- SMC 1V5 S3 ISENSE == SMC 1V5 S3 ISENSE
- SMC GFX ISENSE == SMC GFX ISENSE
- SMC GPU 1V8 ISENSE == SMC GPU 1V8 ISENSE
- TP SMC P24 == TP SMC P24
- TP SMC P92 == TP SMC P92
- TP SMC PF5 == TP SMC PF5

SMC FSB to 3.3V Level Shifting




SMC G3Hot 32kHz Oscillator


To support timed wake-up events in G3Hot



CPU PM_EXTTS_L / MEM_EVENT_L Level Shifting




Debug Power "Buttons"




- SMC ONOFF L R5070 10K 1 2 5% 1/16W MF-LF 402
- G3 POWERON L R5072 10K 1 2 5% 1/16W MF-LF 402
- SMC LID R5071 100K 1 2 5% 1/16W MF-LF 402
- SMC TX L R5073 10K 1 2 5% 1/16W MF-LF 402
- SMC RX L R5074 100K 1 2 5% 1/16W MF-LF 402
- SYS ONEWIRE NO STUFF R5075 2.0K 1 2 5% 1/16W MF-LF 402
- SMC TMS R5077 10K 1 2 5% 1/16W MF-LF 402
- SMC TDO R5078 10K 1 2 5% 1/16W MF-LF 402
- SMC TDI R5079 10K 1 2 5% 1/16W MF-LF 402
- SMC TCK R5080 10K 1 2 5% 1/16W MF-LF 402
- SMC BIL BUTTON L R5081 10K 1 2 5% 1/16W MF-LF 402
- SMC BC ACOK R5087 470K 1 2 5% 1/16W MF-LF 402
- SMS INT L R5093 10K 1 2 5% 1/16W MF-LF 402
- SMC BATT ULP L R5096 100K 1 2 5% 1/16W MF-LF 402
- SMC PA0 R5091 100K 1 2 5% 1/16W MF-LF 402
- SMC EXCARD OC L R5092 100K 1 2 5% 1/16W MF-LF 402
- SMC ADAPTER EN R5085 10K 1 2 5% 1/16W MF-LF 402
- SMC CASE OPEN R5086 10K 1 2 5% 1/16W MF-LF 402
- SMC EXCARD CP R5088 10K 1 2 5% 1/16W MF-LF 402
- PM SLP S5 L R5090 100K 1 2 5% 1/16W MF-LF 402
- PM SLP S4 L R5094 100K 1 2 5% 1/16W MF-LF 402
- MEM EVENT B L R5089 10K 1 2 5% 1/16W MF-LF 402

PAGE TITLE		SYNC DATE=06/17/2009	
SMC Support		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	47 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


LPC+SPI Connector




SPI Bus Series Termination



EFI Debug ROM




SYNC MASTER=T22_MLB		SYNC DATE=03/30/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	51 OF 132
		SHEET	48 OF 103



SMLink 1 is slave port to access PCH & CPU via PECI.

SYNC MASTER=K17_WFERRY		SYNC DATE=05/20/2009	
K17 SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
102S0858	1	RES, 1/2W, 1%, 0.010 OHM, SMD	R5388		

Monitors battery discharge current from battery to PBUS

INA214 has gain of 100V/V
U5303 only senses current up to 6.6A


SYNC MASTER=K17 REF SYNC DATE=06/17/2009

Current & Voltage Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 53 OF 132
SHEET: 50 OF 103




SYNC MASTER=K17 CHENG D		SYNC DATE=06/04/2009	
PAGE TITLE Current Sensing			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
PAGE 54 OF 132		SHEET 51 OF 103	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

CPU Proximity/CPU Die/PCH Proximity/Battery Charger Proximity



Note: EMC1414 can perform Beta Compensation for External Diode 1 only

GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack



SYNC MASTER=K17 CHENG D		SYNC DATE=07/08/2009	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 132
		SHEET	52 OF 103

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Left Fan




Right Fan




SYNC_MASTER=K20A_MLB		SYNC_DATE=03/26/2009	
PAGE TITLE Fan Connectors			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 56 OF 132	
		SHEET 53 OF 103	

PSOC USB CONTROLLER


USB INTERFACES TO MLBACKPAD PICK BUTTONS
SPI HOST TO Z2
KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA		0.204 V	16.32E-6 W
	VOUT	60MA MAX	10 OHM	0.6 V	36E-3 W
PSOC	VDD	8MA (TYP)	0.2 OHM	0.012 V	0.72E-3 W
	VDD	14MA (MAX)	1.5 OHM	0.012 V	96E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W




KEYBOARD CONNECTOR





ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC



TPAD BUTTONS DISABLE




PAGE TITLE		SYNC DATE=06/09/2009	
WELLSPRING 1		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED

IPD FLEX CONNECTOR



Keyboard LED Driver

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH= keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT




J5815 pin 1 is grounded on keyboard backlight flex

KBD BACKLIGHT CONNECTOR


SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	58 OF 132
		SHEET	55 OF 103

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC




Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

SYNC_MASTER=K20A_MLB		SYNC_DATE=03/26/2009	
PAGE TITLE Sudden Motion Sensor (SMS)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	59 OF 132
		SHEET	56 OF 103




www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

SYNC MASTER=K17 CHENG D		SYNC DATE=07/08/2009	
DEBUG SENSORS AND ADC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	60 OF 132
		SHEET	57 OF 103




SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE SPI ROM			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	61 OF 132
		SHEET	58 OF 103

AUDIO CODEC
APPLE P/N 353S2592




AUDIO 4.5V REGULATOR
APPLE P/N 353S2234




DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=K17 REF		SYNC DATE=05/30/2009	
AUDIO: CODEC			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	62 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	59 OF 103
IV ALL RIGHTS RESERVED			

CODEC Nom SE RIN = 20K OHMS
 FC = 5 HZ Max
 VIN = 2VRMS CODEC VIN = 1.14 VRMS
 NET RIN = 18K OHMS



SE-TO-DIFF CONVERTER




PAGE TITLE		SYNC DATE=05/30/2009	
AUDIO: LINE IN		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 132
		SHEET	60 OF 103

HEADPHONE AMPLIFIER (AK4201)

APN: 353S2347
VOLTAGE GAIN: 1.53


PLACE XW5802 & XW5803 NEAR PP5V_S0_AUDIO



PLACE XW5800 NEAR U5800 PINS 1/12


CS4206A HP OUT ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER

1ST ORDER DAC FILTER LP: 42.10 KHZ



SYNC MASTER=K17 REF		SYNC DATE=05/30/2009	
AUDIO: HEADPHONE OUT			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	65 OF 132
		SHEET	61 OF 103


5X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = +6 DB
 FC (SPEAKERS BL/BR) = ~737 HZ
 FC (SPEAKERS FL/FR/LFE) = ~90 HZ



SYNC MASTER=K17 REF		SYNC DATE=05/30/2009	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	66 OF 132
		SHEET	62 OF 103


AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
APN: 518S0520



AUDIO JACK 2 LINE IN JACK, SPDIF RX

APN: 518S0672



SYNC MASTER=K17 LENGO		SYNC DATE=11/24/2009	
PAGE TITLE AUDIO: JACKS			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 67 OF 132	SHEET 63 OF 103







"MIKEY" / EXTERNAL MICROPHONE

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC OS SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	N/A	0X09 (A)
SPEAKERS BL/BR	0X02 (2)	0X02 (2)	0X09 (9,V23)	GPIO_2	N/A	N/A
SPEAKERS FL/FR	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_2	GPIO_3	N/A
SPEAKER LFE	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X12 (12,C)	N/A	0X12 (C)
SPDIF IN	0X07 (7)	0x0F (15)	N/A	N/A
INTERNAL MIC	0X06 (6)	0X0D (13,B,RIGHT)	MICBIAS (80%)	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY




PAGE TITLE		SYNC DATE=05/30/2009	
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		REVISION	D
		BRANCH	
		PAGE	68 OF 132
		SHEET	64 OF 103

MagSafe DC Power Jack




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator



Battery Connector




BIL Connector



PAGE TITLE		SYNC DATE=04/29/2009	
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	65 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Reverse-Current Protection


Inrush Limiter




SYNC MASTER=K17 REF		SYNC DATE=04/29/2009	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		70 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		66 OF 103	


www.laptop-schematics.com


www.laptop-schematics.com



SYNC MASTER=K20A.MLB		SYNC DATE=03/26/2009	
PAGE TITLE 5V / 3.3V Power Supply			
DRAWING NUMBER Apple Inc.		SIZE D	REVISION
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 72 OF 132
		SHEET	67 OF 103



SYNC MASTER=K17_REF		SYNC DATE=06/24/2009	
1.5V DDR3 Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	73 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	68 OF 103
IV ALL RIGHTS RESERVED			



$Loadline = DCR * K * 5.95 / (R7403 * 2\mu A/mV)$
 $Loadline = 1.83 \text{ mohm}$

$VIMON = I_o * DCR * K * 2\mu A/mV * R7450$
 $50 \text{ A} = 1.049 \text{ V}$

$K = (R7417 || (R7418 + R7419)) / (R7417 || (R7418 + R7419) + R7416) = 0.787$

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1177	2	IND, PWR, 0.36UH, 1.05MO, 12x10x4mm	L7415, L7425	CRITICAL	

SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
CPU IMVP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	69 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

$$I_{mon} = I_o \times R_{7540} \times 2\mu A/mV \times R_{7515}$$


$$I_{mon} = I_o \times 45.2 \text{ mV/A}$$

$$22A \Rightarrow 995mV$$

SYNC MASTER=T22_MLB		SYNC DATE=03/26/2009	
PAGE TITLE GFX IMVP VCore Regulator			
DRAWING NUMBER D		SIZE D	
REVISION			
BRANCH			
PAGE 75 OF 132			
SHEET 70 OF 103			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



CPU VTT (1.05V S0) Regulator



VID2	VID1	VID0	Vout
0	0	0	1.1000V
0	0	1	1.0500V
0	1	0	1.0625V
0	1	1	1.1125V
1	1	0	1.0750V
1	1	1	1.1250V
1	0	0	1.0375V
1	0	1	1.0875V

Vout = VID controlled
 26A max output
 f = 350 kHz

SYNC MASTER=T22.MLB SYNC DATE=03/26/2009


CPUVTT (1.05V) Power Supply

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 76 OF 132
 SHEET: 71 OF 103


1.8V S0 Regulator



FW 10V Boost Regulator




1.5V S0 Regulator




1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.2V ENET Regulator



1.05V to 1.0V FW Drop



SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 77 OF 132	SHEET 72 OF 103



3.3V S3 FET

MOSFET	SiA417
CHANNEL	P-TYPE 8V/5V
RDS(ON)	23 mOhm @4.5V
LOADING	2.096 A (EDP)

3.3V S0 FET

MOSFET	SiA417
CHANNEL	P-TYPE 8V/5V
RDS(ON)	23 mOhm @4.5V
LOADING	5.182 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	3.2A (EDP)

3.3V GPU FET

MOSFET	SiA417
CHANNEL	P-TYPE 8V/5V
RDS(ON)	23 mOhm @4.5V
LOADING	1.1 A (EDP)

1.2V S0 FET

MOSFET	SI2306BDS-GE3
CHANNEL	N-TYPE
RDS(ON)	65 mOhm @4.5V
LOADING	0.124 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	9.866 A (EDP)

1.8V GPU_IFPX FET

MOSFET	SI2312BDS
CHANNEL	N-TYPE
RDS(ON)	31 mOhm @4.5V
LOADING	0.3 A (EDP)

SYNC MASTER=K17 WFERRY SYNC DATE=06/09/2009


Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	78	SIZE	D
REVISION		BRANCH	
PAGE	78 OF 132	SHEET	73 OF 103

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



S5 rail PWRGD

3.3V S5 ENABLE

3.3V, 5V S3 ENABLE

Unused PGOOD signal

Other S0 RAILS

S0 ENABLE

27MHZ OE EN Generation

ENET Enable Generation

3.3V ENET FET

EXT GPU PWRGD Pullup

WLAN Enable Generation

GPU Rail Sequencing

3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT

NOTE: S3 term is guaranteed by source of R7920 & Q7920, MUST BE S3 RAIL.

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

- GT216 GPU requires rails to come up in the following order:
- 1) 1.1V
 - 2) GPU_3.3V
 - 3) GPUVcore
 - 4) GDDR3 1.8V

PAGE TITLE		SYNC DATE=06/09/2009	
Power Control		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

82 80 77 75 51 7 6 PPIV05_S0GPU
 82 80 77 75 51 7 6 PPIV05_S0GPU
 82 80 77 75 51 7 6 PPIV05_S0GPU

PEX 1.05V Current = 2A


250mA

1500mA


120 mA: GT216 A01 DG v3 01/09
 MIN_LINE_WIDTH=0.25 mm
 MIN_NECK_WIDTH=0.25 mm
 VOLTAGE=1.05V

L8015
 100NH-700MA-0.140HM

PPIV05_GPU_PEX_PLLVDD F
 1 C8017 1 C8016 C8015
 1UF 4.7UF 4.7UF
 10% 20% 20%
 6.3V 6.3V 6.3V
 CERM CERM CERM
 402 603 603



U8000 NV-GT216 BGA (1 OF 9)	U8000 NV-GT216 BGA (1 OF 9)	U8000 NV-GT216 BGA (1 OF 9)	U8000 NV-GT216 BGA (1 OF 9)
PEG R2D C P<0> C8020 0.1uF 1 2	PEG R2D P<0> AP17 PEX_RX0	PEG D2R C P<0> C8055 0.1uF 1 2	PEG D2R P<0> AP17 PEX_RX0
PEG R2D C N<0> C8021 0.1uF 1 2	PEG_R2D_N<0> AN17 PEX_RX0*	PEG D2R C N<0> C8056 0.1uF 1 2	PEG D2R N<0> AN17 PEX_RX0*
PEG R2D C P<1> C8022 0.1uF 1 2	PEG R2D P<1> AN19 PEX_RX1	PEG D2R C P<1> C8057 0.1uF 1 2	PEG D2R P<1> AN19 PEX_RX1
PEG R2D C N<1> C8023 0.1uF 1 2	PEG_R2D_N<1> AP19 PEX_RX1*	PEG D2R C N<1> C8058 0.1uF 1 2	PEG D2R N<1> AP19 PEX_RX1*
PEG R2D C P<2> C8024 0.1uF 1 2	PEG R2D P<2> AR19 PEX_RX2	PEG D2R C P<2> C8059 0.1uF 1 2	PEG D2R P<2> AR19 PEX_RX2
PEG R2D C N<2> C8025 0.1uF 1 2	PEG_R2D_N<2> AR20 PEX_RX2*	PEG D2R C N<2> C8060 0.1uF 1 2	PEG D2R N<2> AR20 PEX_RX2*
PEG R2D C P<3> C8026 0.1uF 1 2	PEG R2D P<3> AP20 PEX_RX3	PEG D2R C P<3> C8061 0.1uF 1 2	PEG D2R P<3> AP20 PEX_RX3
PEG R2D C N<3> C8027 0.1uF 1 2	PEG_R2D_N<3> AN20 PEX_RX3*	PEG D2R C N<3> C8062 0.1uF 1 2	PEG D2R N<3> AN20 PEX_RX3*
PEG R2D C P<4> C8028 0.1uF 1 2	PEG R2D P<4> AN22 PEX_RX4	PEG D2R C P<4> C8063 0.1uF 1 2	PEG D2R P<4> AN22 PEX_RX4
PEG R2D C N<4> C8029 0.1uF 1 2	PEG_R2D_N<4> AP22 PEX_RX4*	PEG D2R C N<4> C8064 0.1uF 1 2	PEG D2R N<4> AP22 PEX_RX4*
PEG R2D C P<5> C8030 0.1uF 1 2	PEG R2D P<5> AR22 PEX_RX5	PEG D2R C P<5> C8065 0.1uF 1 2	PEG D2R P<5> AR22 PEX_RX5
PEG R2D C N<5> C8031 0.1uF 1 2	PEG_R2D_N<5> AR23 PEX_RX5*	PEG D2R C N<5> C8066 0.1uF 1 2	PEG D2R N<5> AR23 PEX_RX5*
PEG R2D C P<6> C8032 0.1uF 1 2	PEG R2D P<6> AP23 PEX_RX6	PEG D2R C P<6> C8067 0.1uF 1 2	PEG D2R P<6> AP23 PEX_RX6
PEG R2D C N<6> C8033 0.1uF 1 2	PEG_R2D_N<6> AN23 PEX_RX6*	PEG D2R C N<6> C8068 0.1uF 1 2	PEG D2R N<6> AN23 PEX_RX6*
PEG R2D C P<7> C8034 0.1uF 1 2	PEG R2D P<7> AN25 PEX_RX7	PEG D2R C P<7> C8069 0.1uF 1 2	PEG D2R P<7> AN25 PEX_RX7
PEG R2D C N<7> C8035 0.1uF 1 2	PEG_R2D_N<7> AP25 PEX_RX7*	PEG D2R C N<7> C8070 0.1uF 1 2	PEG D2R N<7> AP25 PEX_RX7*
PEG R2D C P<8> C8036 0.1uF 1 2	PEG R2D P<8> AR25 PEX_RX8	PEG D2R C P<8> C8071 0.1uF 1 2	PEG D2R P<8> AR25 PEX_RX8
PEG R2D C N<8> C8037 0.1uF 1 2	PEG_R2D_N<8> AR26 PEX_RX8*	PEG D2R C N<8> C8072 0.1uF 1 2	PEG D2R N<8> AR26 PEX_RX8*
PEG R2D C P<9> C8038 0.1uF 1 2	PEG R2D P<9> AP26 PEX_RX9	PEG D2R C P<9> C8073 0.1uF 1 2	PEG D2R P<9> AP26 PEX_RX9
PEG R2D C N<9> C8039 0.1uF 1 2	PEG_R2D_N<9> AN26 PEX_RX9*	PEG D2R C N<9> C8074 0.1uF 1 2	PEG D2R N<9> AN26 PEX_RX9*
PEG R2D C P<10> C8040 0.1uF 1 2	PEG R2D P<10> AN28 PEX_RX10	PEG D2R C P<10> C8075 0.1uF 1 2	PEG D2R P<10> AN28 PEX_RX10
PEG R2D C N<10> C8041 0.1uF 1 2	PEG_R2D_N<10> AP28 PEX_RX10*	PEG D2R C N<10> C8076 0.1uF 1 2	PEG D2R N<10> AP28 PEX_RX10*
PEG R2D C P<11> C8042 0.1uF 1 2	PEG R2D P<11> AR28 PEX_RX11	PEG D2R C P<11> C8077 0.1uF 1 2	PEG D2R P<11> AR28 PEX_RX11
PEG R2D C N<11> C8043 0.1uF 1 2	PEG_R2D_N<11> AR29 PEX_RX11*	PEG D2R C N<11> C8078 0.1uF 1 2	PEG D2R N<11> AR29 PEX_RX11*
PEG R2D C P<12> C8044 0.1uF 1 2	PEG R2D P<12> AP29 PEX_RX12	PEG D2R C P<12> C8079 0.1uF 1 2	PEG D2R P<12> AP29 PEX_RX12
PEG R2D C N<12> C8045 0.1uF 1 2	PEG_R2D_N<12> AN29 PEX_RX12*	PEG D2R C N<12> C8080 0.1uF 1 2	PEG D2R N<12> AN29 PEX_RX12*
PEG R2D C P<13> C8046 0.1uF 1 2	PEG R2D P<13> AN11 PEX_RX13	PEG D2R C P<13> C8081 0.1uF 1 2	PEG D2R P<13> AN11 PEX_RX13
PEG R2D C N<13> C8047 0.1uF 1 2	PEG_R2D_N<13> AP31 PEX_RX13*	PEG D2R C N<13> C8082 0.1uF 1 2	PEG D2R N<13> AP31 PEX_RX13*
PEG R2D C P<14> C8048 0.1uF 1 2	PEG R2D P<14> AR31 PEX_RX14	PEG D2R C P<14> C8083 0.1uF 1 2	PEG D2R P<14> AR31 PEX_RX14
PEG R2D C N<14> C8049 0.1uF 1 2	PEG_R2D_N<14> AR32 PEX_RX14*	PEG D2R C N<14> C8084 0.1uF 1 2	PEG D2R N<14> AR32 PEX_RX14*
PEG R2D C P<15> C8050 0.1uF 1 2	PEG R2D P<15> AR34 PEX_RX15	PEG D2R C P<15> C8085 0.1uF 1 2	PEG D2R P<15> AR34 PEX_RX15
PEG R2D C N<15> C8051 0.1uF 1 2	PEG_R2D_N<15> AP34 PEX_RX15*	PEG D2R C N<15> C8086 0.1uF 1 2	PEG D2R N<15> AP34 PEX_RX15*



PAGE TITLE		SYNC DATE=06/29/2009	
NV GT216 PCI-E		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			80 OF 132
		SHEET	75 OF 103

Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

PPVCORE_GPU

PP1V8_S0GPU_ISNS

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

D

C

B


A

D

C

B


A



SYNC MASTER=GT216		SYNC DATE=03/26/2009	
PAGE TITLE			
NV GT216 CORE/FB POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		81 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		76 OF 103	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
- =FP1V2_GPU_FBLLAVDD
- =FP1V8_GPU_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




Bottom section containing technical specifications, a table with columns for SYNC MASTER, SYNC DATE, and PAGE TITLE, and the Apple logo with 'Apple Inc.' and 'NOTICE OF PROPRIETARY PROPERTY' text.

Power aliases required by this page:
 - PPIV8_S0GPU_VDD0
 - PPIV8_S0GPU_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



SYNC MASTER=GT216 SYNC DATE=03/26/2009

GDDR3 Frame Buffer A (Top)

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 84 OF 132
 SHEET: 78 OF 103

Power aliases required by this page:
 - PPIV8_S0_FB_VDD
 - PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



SYNC_MASTER=GT216 SYNC_DATE=03/26/2009

GDDR3 Frame Buffer B (Top)

Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		PAGE	85 OF 132
		SHEET	79 OF 103

Page Notes


Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_M_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)


NOM options provided by this page:
 (NONE)

110mA

OMIT
 U8000
 NV-GT216
 BGA
 (6 OF 9)



SYNC MASTER=K18 MLB		SYNC DATE=06/29/2009	
PAGE TITLE			
NV GT216 GPIO/MIO/MISC			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		86 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		80 OF 103	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0353	1	RES,MTL FILM,1/16W,24.9K,1,0402,SMD,LF	R8708		VRAM_512_SAMSUNG
114S0368	1	RES,MTL FILM,1/16W,35.7K,1,0402,SMD,LF	R8708		VRAM_512_HYNIX

Strap S1/S2 Bit(3:0) PU/PD Rval	Strap S1/S2 Bit(3:0) PU/PD Rval	PCI_DEVID[4:0]=0x14
0 0000 PD 5k	8 1000 PU 5k	
1 0001 PD 10k	9 1001 PU 10k	
2 0010 PD 15k	A 1010 PU 15k	
3 0011 PD 20k	B 1011 PU 20k	
4 0100 PD 25k	C 1100 PU 25k	
5 0101 PD 30k	D 1101 PU 30k	
6 0110 PD 35k	E 1110 PU 35k	
7 0111 PD 45k	F 1111 PU 45k	

GT216 GPIOs & STRAPS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 87 OF 132
 SHEET: 81 OF 103

SYNC MASTER=K18 MLB SYNC DATE=07/01/2009

Isolation FETs for DP MUX inputs


Page Notes

Power aliases required by this page:
 - =PP1V8_GPU_IPFX
 - =PP3V3_GPU_IPFCD_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Sum of peak currents: 240mA
 PP1V8_GPU_IPFX
 PP1V05_S0GPU



GPU IPFEF RSET #2
 GPU IFPC RSET #2
 GPU IFPAB RSET #2
 GPU IFPD RSET #2

PP1V05_S0GPU





PP3V3_S0GPU



PP1V05_GPU_IPFEF_IOVDD_F #2
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.1 mm
 VOLTAGE=1.05V

PP1V8_GPU_IPFEF_PLLVDD_F #2
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.1 mm
 VOLTAGE=1.8V

Power inputs must be pulled down if not used



PP1V8_GPU_IPFAB_IOVDD_F
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.8V

PP1V05_GPU_IPFAB_PLLVDD_F #2
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.05V

PP1V05_GPU_IPFCD_IOVDD_F #2
 MIN_LINE_WIDTH=0.4 mm
 MIN_NECK_WIDTH=0.1 mm
 VOLTAGE=1.05V

PP3V3_GPU_IPFC_PLLVDD_F #2
 MIN_LINE_WIDTH=0.3 mm
 MIN_NECK_WIDTH=0.2 mm
 VOLTAGE=1.5V





DP EG DDC CLK #2
 DP EG DDC DATA #2

DACA_VDD
 DACA_VREF
 DACA_RSET

DACB_VDD
 DACB_VREF
 DACB_RSET

GPU_IPFD_RSET #2


OMIT
 U8000
 NV-GT216
 BGA
 (5 OF 9)



NO STUFF
 R8860
 1K
 1%
 1.6W MF-LP 2402

SYNC MASTER=K18 MLB		SYNC DATE=06/29/2009	
PAGE TITLE NV GT216 VIDEO INTERFACES			
Apple Inc.		DRAWING NUMBER D	SIZE D
REVISION		BRANCH	PAGE 88 OF 132
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 82 OF 103	

GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K17		-
1	0	0	1	0	0.82400V	-	K17	-
0	1	1	1	1	0.90125V	-	-	K17

Other VID states may not be valid..

K17 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P75V	GPUVID4_1, GPUVID3_0, GPUVID2_1, GPUVID1_0, GPUVID0_1
GPUVID_0P82V	GPUVID4_1, GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_0P90V	GPUVID4_0, GPUVID3_1, GPUVID2_1, GPUVID1_1, GPUVID0_1


SYNC MASTER=K17 WFERRY SYNC DATE=06/09/2009

GPU (GT216) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: SIZE D
 REVISION:
 BRANCH:
 PAGE: 89 OF 132
 SHEET: 83 OF 103




SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
LVDS Display Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		84 OF 103	
IV ALL RIGHTS RESERVED			

LVDS Transmitter Termination


All emulated LVDS outputs require this termination



DisplayPort Mux




LVDS DDC MUX




SYNC MASTER=K17 REF		SYNC DATE=06/17/2009	
Muxed Graphics Support			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	93 OF 132
		SHEET	85 OF 103

Port Power Switch



SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	94 OF 132
		SHEET	86 OF 103



P1V05_S0GPU_ISNS_R
 Vout = 1.05V
 3.5A MAX OUTPUT
 (Q9510 limit?)
 f = 400 kHz

CRITICAL
 L9510
 2.20UH-8.0A
 PCMB065T-SM

$V_{out} = 0.7V * (1 + R_a / R_b)$
 (Rb should be between 10K and 100K)


$V_{out} = 2 * (R_{eq} / (R_a + R_{eq}))$

P1V8_S0GPU_ISNS_R
 Vout = 1.8V
 8A MAX OUTPUT
 (Q9560 limit?)
 F = 500 KHZ

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0362	1	RES,1/16W,30.9K,1%,0402,LF	R9562		F1V35

SYNC MASTER=K17_REF SYNC DATE=06/17/2009
1.05V GPU / 1V8 FB Power Supply
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	
BRANCH	
PAGE	95 OF 132
SHEET	87 OF 103



GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns

Pin	Signal	Bank	Notes
88 25 20	JTAG GMUX TCK	K14	TCK
88 19	JTAG GMUX TDI	L13	TDI
88 20	JTAG GMUX TDO	K13	TDO
88 19	JTAG GMUX TMS	L12	TMS
88 19	GMUX TOE	K2	TOE
	GMUX CFG0	K1	CFG0
	OMIT CRITICAL		
	U9600 XP25-5		CSBGA
90 8	LCD BKLT EN	P2	PB7A
89 8 6	LCD BKLT PWM	N2	PB7B
88 8 6	LVDS DDC SEL EG	P4	PB14A
88 8 6	LVDS DDC SEL IG	N4	PB14B
85	DP MUX EN	N3	PB15A (OD)
88 8 6	DP MUX SEL EG	M4	PB15B
88 7 5 8	EG RESET L	P5	PB16A
88 7 4	EG RAIL1 EN	M5	PB16B
88 7 3	EG RAIL2 EN	P6	PB17A
88 7 4	EG RAIL3 EN	M6	PB17B
88 7 4 7 3	EG RAIL4 EN	P7	PB18A
17 8	EG CLKREQ L	M7	PB18B (OD)
81	DP CA DET EG	N7	PB19A
88 8	LCD PWR EN	N8	PB19B
94 48 17 6	LPC AD<0>	P9	PB20A
94 48 17 6	LPC AD<1>	N9	PB20B
94 48 17 6	LPC AD<2>	P10	PB26A
94 48 17 6	LPC AD<3>	N10	PB26B
94 48 17 6	LPC FRAME L	P12	PB27A
94 48 17 6	LPCPLUS RESET L	P13	PB27B
27	LPC CLK33M GMUX	N12	PB28A
20	GMUX INT	P14	PB28B
93 88 18	LVDS IG B DATA P<2>	B1	PL2A
93 88 18	LVDS IG B DATA N<2>	B2	PL2B
	GMUX PL6A	C2	PL6A
	TP GMUX PL6B	D3	PL6B
93 88 18	LVDS IG A DATA P<0>	D1	PL7A
93 88 18	LVDS IG A DATA N<0>	E1	PL7B
93 88 18	LVDS IG A DATA P<1>	D2	PL8A
93 88 18	LVDS IG A DATA N<1>	E3	PL8B
93 88 18	LVDS IG A DATA P<2>	F1	PL9A
93 88 18	LVDS IG A DATA N<2>	G1	PL9B
93 88 18	LVDS IG B DATA P<0>	F3	PL10A
93 88 18	LVDS IG B DATA N<0>	G2	PL10B
93 88 18	LVDS IG B DATA P<1>	H2	PL11A
93 88 18	LVDS IG B DATA N<1>	G3	PL11B
93 88 18	LVDS IG A CLK P	H1	PL12A
93 88 18	LVDS IG A CLK N	H3	PL12B
8	TP LVDS MUX SEL EG	L1	PL14A
	TP GMUX PL14B	L3	PL14B
27	GMUX RESET L	K3	PL15A
	GMUX VSYNC	L2	PL15B
87 83 74 8	PM ALL GPU PGOOD	N1	PL25A
74 8	PEX CLKREQ L	P1	PL25B

SYNC MASTER=K17 REF SYNC DATE=06/24/2009

Graphics MUX (GMUX)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 96 OF 132
 SHEET: 88 OF 103

D

D

C


C

B

B

A

A




17 Inch Panel (14 LEDs per string)
 Target: ISET = 25mA, OVP = 50V
 ACTUAL: ISET = 24.7mA, OVP = 49.5V

KV: WAKE AND EN WIRING CHANGED FROM REF SCHEMATIC AS QFET IS PRESENT ON P.98

PLACEMENT_NOTE=PLACE XW9700 FAR FROM THE NOISY PINS 3 AND 4

SYNC MASTER=K17_VEMURI		SYNC DATE=12/16/2009	
LCD Backlight Driver (MC34845)			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	97 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	89 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

SYNC_MASTER=K20A_MLB SYNC_DATE=03/26/2009

LCD Backlight Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	98 OF 132
SHEET	90 OF 103

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	9 18
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 18
	CPU_50S	CPU_AGTL	FDI FSYN<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI LSYN<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI INT	9 18
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 20
FSB_CPURST_L	CPU_50S	CPU_AGTL	FSB CPURST L	10 25
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	10 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	10 18 31
CPU_VTT_S0_PGOOD	CPU_50S	CPU_AGTL	CPUVTT0 PGOOD	10 71
XDP_XPH_PGOOD	CPU_50S	CPU_ITP	XDP CPUPWRGD	10 25
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET L	10 25 27
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP PRDY L	10 25
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP PREQ L	10 25
	CPU_50S	CPU_AGTL	PM EXT TS L<0>	10 47
	CPU_50S	CPU_AGTL	PM EXT TS L<1>	10 47
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP0	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP1	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP2	10
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..0>	8 9 25
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	10
	CPU_50S	CPU_AGTL	TP CPU VTT SELECT	8 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 47 69
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 20 25
PM_THRMTRIP_L	CPU_50S	CPU_BMTL	PM THRMTRIP L	10 20 47
FSB_CLK_CPU	CLK PCIE_90D	CLK PCIE	FSB CLK133M CPU P	10 20
FSB_CLK_CPU	CLK PCIE_90D	CLK PCIE	FSB CLK133M CPU N	10 20
FSB_CLK_ITP	CLK PCIE_90D	CLK PCIE	FSB CLK133M ITP P	10 25
FSB_CLK_ITP	CLK PCIE_90D	CLK PCIE	FSB CLK133M ITP N	10 25
PCIE_CLK100M_CPU	CLK PCIE_90D	CLK PCIE	PCIE CLK100M CPU P	10 17
PCIE_CLK100M_CPU	CLK PCIE_90D	CLK PCIE	PCIE CLK100M CPU N	10 17
	CPU_55S	CPU_BMTL	CPU PSI L	12 15 69
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	12 15 69
	CPU_27P4S	CPU_COMP	CPU PEG COMP	9
	CPU_27P4S	CPU_COMP	CPU PEG RBIAS	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP3	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP2	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP1	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP0	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	25
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	25
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	10 25
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	10 25
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<6..0>	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<7>	10 25
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	25
	CPU_55S	CPU_BMTL	CPU VID<6..0>	8 12 15
	CPU_50S	CPU_AGTL	CPUIMVP IMON	12 60 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE P	12 71
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE N	12 71
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE P	13 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE N	13 70
PM_DPRSLEVR	CPU_55S	CPU_BMTL	GFX VID<6..0>	8 13
	CPU_50S	CPU_AGTL	GFX DPRSLPVR	13 70
	CPU_50S	CPU_AGTL	GFX VR EN	13 70
	CPU_50S	CPU_AGTL	GFXIMVP IMON	13 70
	PCIE_85D	PCIE	PEG R2D P<15..0>	75
	PCIE_85D	PCIE	PEG R2D N<15..0>	75
PEG_R2D	PCIE_85D	PCIE	PEG R2D C P<15..0>	8 75
	PCIE_85D	PCIE	PEG R2D C N<15..0>	8 75
PEG_D2R	PCIE_85D	PCIE	PEG D2R P<15..0>	8 9 75
	PCIE_85D	PCIE	PEG D2R N<15..0>	8 9 75
	PCIE_85D	PCIE	PEG D2R C P<15..0>	75
	PCIE_85D	PCIE	PEG D2R C N<15..0>	75

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
CPU Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	100 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	91 OF 103
IV ALL RIGHTS RESERVED			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

DDR3:
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DM<0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DM<1>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DM<2>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DM<3>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DM<4>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DM<5>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DM<6>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DM<0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DM<2>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DM<4>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DM<6>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SYNC MASTER=K17 WFERRY SYNC DATE=06/09/2009

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

101 OF 132
 92 OF 103

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP IG ML P<3..0>	8 85
DP_ML	DP_85D	DISPLAYPORT	DP IG ML N<3..0>	8 85
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH P	8 18 85
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH N	8 18 85
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK P	18 88
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK N	18 88
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA P<2..0>	18 88
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA N<2..0>	18 88
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A_DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A_DATAN<3>	8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKP	6 8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKN	6 8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA P<2..0>	18 88
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA N<2..0>	18 88
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B_DATAP<3>	8 18
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B_DATAN<3>	8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P	17 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C N	17 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D P	6 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	17 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N	17 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R C P	42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R C N	42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	17 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C N	17 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	17 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N	17 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C P	42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C N	42
SATA_EXTN_R2D	SATA_90D	SATA	TP SATA EXTN R2D C P	8 17
SATA_EXTN_R2D	SATA_90D	SATA	TP SATA EXTN R2D C N	8 17
SATA_EXTN_D2R	SATA_90D	SATA	TP SATA EXTN D2R P	8 17
SATA_EXTN_D2R	SATA_90D	SATA	TP SATA EXTN D2R N	8 17
PCH_SATA_ICOMP	SATA_90D	SATA_ICOMP	PCH_SATA_ICOMP	8 17
USB_EXTN	USR_85D	USR	USB_EXTN P	36 43
USB_EXTN	USR_85D	USR	USB_EXTN N	36 43
USB_EXTR	USR_85D	USR	USB_EXTR P	36 43
USB_EXTR	USR_85D	USR	USB_EXTR N	36 43
USB_EXTC	USR_85D	USR	USB_EXTC P	35 44
USB_EXTC	USR_85D	USR	USB_EXTC N	35 44
USB_HUB2_UP	USR_85D	USR	USB_HUB2_UP P	19 36
USB_HUB2_UP	USR_85D	USR	USB_HUB2_UP N	19 36
USB_MINI	USR_85D	USR	NC USB_MINI P	6
USB_MINI	USR_85D	USR	NC USB_MINI N	6
USB_HUB1_UP	USR_85D	USR	USB_HUB1_UP P	19 35
USB_HUB1_UP	USR_85D	USR	USB_HUB1_UP N	19 35
USB_CAMERA	USR_85D	USR	USB_CAMERA P	33 35
USB_CAMERA	USR_85D	USR	USB_CAMERA N	33 35
USB_BT	USR_85D	USR	USB_BT P	33 36
USB_BT	USR_85D	USR	USB_BT N	33 36
USB_TPAD	USR_85D	USR	USB_TPAD P	36 54
USB_TPAD	USR_85D	USR	USB_TPAD N	36 54
USB_IR	USR_85D	USR	USB_IR P	35 45
USB_IR	USR_85D	USR	USB_IR N	35 45
USB_EXCARD	USR_85D	USR	USB_EXCARD P	8 34 36
USB_EXCARD	USR_85D	USR	USB_EXCARD N	8 34 36
USB_BRCRYPT	USR_85D	USR	USB_BRCRYPT P	19 103
USB_BRCRYPT	USR_85D	USR	USB_BRCRYPT N	19 103
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	19
PCH_CLK100M_PCH	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_PCH P	17 26
PCH_CLK100M_PCH	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_PCH N	17 26
PCH_CLK133M_PCH	CLK_PCH_90D	CLK_PCH	FSB_CLK133M_PCH P	17 26
PCH_CLK133M_PCH	CLK_PCH_90D	CLK_PCH	FSB_CLK133M_PCH N	17 26
PCH_CLK96M_DOT	CLK_PCH_90D	CLK_PCH	PCH_CLK96M_DOT P	17 26
PCH_CLK96M_DOT	CLK_PCH_90D	CLK_PCH	PCH_CLK96M_DOT N	17 26
PCH_CLK100M_SATA	CLK_PCH_90D	CLK_PCH	PCH_CLK100M_SATA P	17 26
PCH_CLK100M_SATA	CLK_PCH_90D	CLK_PCH	PCH_CLK100M_SATA N	17 26
PCH_CLK14P3M_REFCLK	CPH_50S	CLK_PCH	PCH_CLK14P3M_REFCLK	17 26
PCH_CLK33M_PCIE	CPH_50S	CLK_PCH	PCH_CLK33M_PCIE	17 27
GFX_CLK_DPLLSS	CLK_PCH_90D	CLK_PCH	GFX_CLK120M_DPLLSS P	10 17
GFX_CLK_DPLLSS	CLK_PCH_90D	CLK_PCH	GFX_CLK120M_DPLLSS N	10 17

SYNC MASTER=K17_WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
PCH Constraints 1			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		93 OF 103	
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC AD<3..0>	6 17 46 48 88
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L	6 17 46 48 88
LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET L	6 27 48 88
MCP_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R	19 27
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC	27 46
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC CLK33M LPCPLUS	6 27 48
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	6 17 25 26 28 30 32 34 42 48 49
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	6 17 25 26 28 30 32 34 42 48 49
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	17 49
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17 49
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	17 49
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	17 49
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 59
HDA_BIT_CLK_R	HDA_50S	HDA	HDA_BIT_CLK R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 59
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC R	17
HDA_RST_L	HDA_50S	HDA	HDA_RST R L	17
HDA_RST_L	HDA_50S	HDA	HDA_RST L	17 59
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17 59
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN CODEC	17 59
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17 59
HDA_SDOUT_R	HDA_50S	HDA	HDA_SDOUT R	17
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K SUSCLK	18 47
SPI_CLK	SPI_55S	SPI	SPI_CLK R	17 48
SPI_CLK	SPI_55S	SPI	SPI_CLK	48
SPI_MOST	SPI_55S	SPI	SPI_MOST R	17 48
SPI_MOST	SPI_55S	SPI	SPI_MOST	48
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 48
SPI_CS0	SPI_55S	SPI	SPI_CS0 R L	17 48
SPI_CS0	SPI_55S	SPI	SPI_CS0 L	48
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE ENET R2D P	37
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE ENET R2D N	37
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE ENET R2D C P	17 37
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE ENET R2D C N	17 37
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE ENET D2R P	17 37
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE ENET D2R N	17 37
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE ENET D2R C P	37
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE ENET D2R C N	37
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE AP R2D P	6 33
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE AP R2D N	6 33
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE AP R2D C P	17 33
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE AP R2D C N	17 33
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE AP D2R P	6 17 33
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE AP D2R N	6 17 33
PCIE_FW_R2D_P	PCIE_85D	PCIE	PCIE FW R2D P	39
PCIE_FW_R2D_N	PCIE_85D	PCIE	PCIE FW R2D N	39
PCIE_FW_R2D_C_P	PCIE_85D	PCIE	PCIE FW R2D C P	17 39
PCIE_FW_R2D_C_N	PCIE_85D	PCIE	PCIE FW R2D C N	17 39
PCIE_FW_D2R_P	PCIE_85D	PCIE	PCIE FW D2R P	17 39
PCIE_FW_D2R_N	PCIE_85D	PCIE	PCIE FW D2R N	17 39
PCIE_FW_D2R_C_P	PCIE_85D	PCIE	PCIE FW D2R C P	39
PCIE_FW_D2R_C_N	PCIE_85D	PCIE	PCIE FW D2R C N	39
PCIE_EXCARD_R2D_P	PCIE_85D	PCIE	PCIE EXCARD R2D P	6 34
PCIE_EXCARD_R2D_N	PCIE_85D	PCIE	PCIE EXCARD R2D N	6 34
PCIE_EXCARD_R2D_C_P	PCIE_85D	PCIE	PCIE EXCARD R2D C P	17 34
PCIE_EXCARD_R2D_C_N	PCIE_85D	PCIE	PCIE EXCARD R2D C N	17 34
PCIE_EXCARD_D2R_P	PCIE_85D	PCIE	PCIE EXCARD D2R P	6 17 34
PCIE_EXCARD_D2R_N	PCIE_85D	PCIE	PCIE EXCARD D2R N	6 17 34
MCP_PEG0_BEECLK	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M P	17 75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M N	17 75
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET P	17 37
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET N	17 37
MCP_PEG1_BEECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M AP P	17 33
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M AP N	17 33
MCP_PEG2_BEECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M FW P	17 39
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M FW N	17 39
MCP_PEG3_BEECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M EXCARD P	17 34
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M EXCARD N	17 34
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<1>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<2>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<5>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	TP_PCH_VSS_NCTF<7>	20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<9>	6 20 94
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<9>	6 20 94
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<11>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<12>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<15>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<17>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<19>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<21>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<22>	20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<25>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<27>	6 20
CPH_27B4S	CPH_COMP	CPH_COMP	PCH_VSS_NCTF<29>	6 20
PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_P	
PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_N	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_P	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_N	

SYNC_MASTER=K17_REF SYNC_DATE=06/17/2009

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 103 OF 132
 SHEET: 94 OF 103

CAESAR II (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

CAESAR II (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI	27 37
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO	27 37
	ENET_50S	ENET_3X	ENET_RESET_L	27 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI P<3..0>	37 38
	ENET_100D	ENET_MDI	ENET_MDI N<3..0>	37 38

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D
C
B
A

D
C
B
A

SYNC MASTER=K17_WFERRY		SYNC DATE=06/09/2009	
Ethernet Constraints			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	95 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
EW_P0_TPA	EW_110D	EW_TP	NC FW0 TPAP	6 39 41	
EW_P0_TPB	EW_110D	EW_TP	NC FW0 TPAN	39 41	
EW_P0_TPB	EW_110D	EW_TP	NC FW0 TPBP	6 39 41	
EW_P0_TPB	EW_110D	EW_TP	NC FW0 TPBN	6 39 41	
EW_P1_TPA	EW_110D	EW_TP	FW PORT1 TPA P	39 40 41	
EW_P1_TPA	EW_110D	EW_TP	FW PORT1 TPA N	39 40 41	
EW_P1_TPB	EW_110D	EW_TP	FW PORT1 TPB P	39 40 41	
EW_P1_TPB	EW_110D	EW_TP	FW PORT1 TPB N	39 40 41	
Port 2 Not Used					

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D
C
B
A

D
C
B
A

SYNC MASTER=K17_WFERRY		SYNC DATE=06/09/2009	
FireWire Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 105 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET 96 OF 103	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ITOI_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	6 33 46 49 55
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 33 46 49 55
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	46 49 52
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	46 49 52
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 46 49 55 66
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 46 49 55 66
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	46 49 57 102
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	46 49 57 102

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	66
	1T01_DIFFPAIR		CHGR_CSI_N	66
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	66
	1T01_DIFFPAIR		CHGR_CSO_N	66

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K17_WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE SMC Constraints			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 106 OF 132	SHEET 97 OF 103

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR3_40R55SE, GDDR3_40SE, GDDR3_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR3_CLK, GDDR3_CMD, GDDR3_DATA, GDDR3_DQS.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D, LVDS_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT, LVDS.

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel. DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. Max length of LVDS/DisplayPort/TMDS traces: 13 inches. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

C

B

A

GDDR3 FB A/B Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Lists various signal constraints for FB A and FB B.

GDDR3 FB C/D Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Lists various signal constraints for FB C and FB D.

D

C

B

A

MUXGFX Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Lists constraints for LVDS and DP signals.

G96 Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Lists constraints for GPU and DP signals.

GPU (GT216) CONSTRAINTS. Apple Inc. NOTICE OF PROPRIETARY PROPERTY. SYNC MASTER=K17 WFERRY SYNC DATE=06/09/2009. DRAWING NUMBER: 107 OF 132. SHEET: 98 OF 103.

K17 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27F4_OHM_SE	*	Y	0.250 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.125 MM	0.125 MM		0.190 MM	0.190 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?

NOTE: From T18 MLB, changed to reflect K17 mlb stackup.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM








NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.


SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		109 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		100 OF 103	
IV ALL RIGHTS RESERVED			

PCH "S0" Rails

PCH "S5" Rail




SYNC MASTER=K17 REF		SYNC DATE=06/17/2009	
Ibex Peak-M Power Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		121 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		101 OF 103	
IV ALL RIGHTS RESERVED			



I2C ADDRESS: 0X32 / 0X33
 ADC RANGE: 0V TO 4.096V
 LSB: 0.001V

SYNC MASTER=K17_REF		SYNC DATE=06/17/2009	
Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	122 OF 132
		SHEET	102 OF 103

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=K17 WFERRY		SYNC DATE=05/20/2009	
T57 Card Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	132 OF 132
		SHEET	103 OF 103